NCSU Institutional Repository >
NC State Theses and Dissertations >
Theses >

Please use this identifier to cite or link to this item:

Title: Partially Depleted Silicon on Insulator Phase Lock Loop
Authors: Pitts, Wallace Shepherd
Advisors: Griff Bilbro, Committee Member
Paul D. Franzon, Committee Chair
Kevin Gard, Committee Member
Keywords: Voltage Controlled Oscillator
435 MHz
Partially Depleted
Silicon on Insulator
Phase Lock Loop
Quadurature VCO
Issue Date: 7-Jan-2007
Degree: MS
Discipline: Electrical Engineering
Abstract: A 435-MHz, Digital Low-IF (1-MHz), Double Differential Phase Shift Keying (DDPSK) Transceiver circuit for space application was the motivation for engineering our low power Quadurature Phase Lock Loop (PLL). The PLL was designed to meet specifications set forth by NASA and JPL. In this thesis, you will gain knowledge of the implemented design, transistor sizes, the layout as a whole, and the calculations used for the system design. The design consists of two cross-coupled NMOS and PMOS pair analog Voltage Controlled Oscillators with a digital feed back loop.
Appears in Collections:Theses

Files in This Item:

File Description SizeFormat
etd.pdf4.97 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.