NCSU Institutional Repository >
NC State Theses and Dissertations >
Theses >

Please use this identifier to cite or link to this item: http://www.lib.ncsu.edu/resolver/1840.16/2601

Title: FPGA Implementation of a Low Power Doppler Invariant BFSK Receiver
Authors: Arkesh, Vikram
Advisors: Dr. J Keith Townsend, Committee Member
Dr. Paul D. Franzon, Committee Chair
Dr. Rhett Davis, Committee Member
Keywords: FPGA
CORDIC
Fast Fourier Transform
Frequency Shift Keying
Issue Date: 3-Sep-2003
Degree: MS
Discipline: Electrical Engineering
Abstract: A non coherent frequency shift keying (FSK) receiver architecture is designed potentially for low power applications. The receiver incorporates a 16 point Fast Fourier Transform (FFT) for symbol detection and can withstand large Doppler shifts. Almost all the design units of the receiver are digital designs for better power efficiency and reliability. The receiver functions on one bit data processing and supports data rates of 10kbps, 1kbps and 100bps. Co-ordinate rotation (CORDIC) algorithm is used for complex multiplications while computing FFT, evading the use of power hungry multipliers. The design and simulation of the receiver is carried out in MATLAB/SIMULINK. The MATLAB model is translated to a XILINX FPGA hardware model using system generation features of the XILINX development system. The hardware model is synthesized to a virtex-2 XILINX FPGA and various performance parameters are extracted. A control system for symbol and timing detection is designed and modeled in VHDL, synthesized to XILINX hardware and interfaced to the receiver.
URI: http://www.lib.ncsu.edu/resolver/1840.16/2601
Appears in Collections:Theses

Files in This Item:

File Description SizeFormat
etd.pdf1.72 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.