NCSU Institutional Repository >
NC State Theses and Dissertations >
Theses >

Please use this identifier to cite or link to this item:

Title: Time-step Control in Transient Circuit Analysis
Authors: Vijaychand, Shubha
Advisors: Dr Michael Steer, Committee Chair
Keywords: truncation error
time-step control
variable time-step
Issue Date: 20-Nov-2002
Degree: MS
Discipline: Electrical Engineering
Abstract: The time-step control algorithm has a dramatic impact on the accuracy and simulation time in transient circuit simulation. A new time-step control algorithm is presented based on a novel estimation of the truncation error. The new truncation error estimation uses difference between Backward Euler and Trapezoidal numerical integration techniques. The results of this technique are compared with The traditional SPICE-like approach implemented in fREEDA. Results for the solution of a Soliton line and Mesfet circuit are presented.
Appears in Collections:Theses

Files in This Item:

File Description SizeFormat
etd.pdf595.37 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.