NCSU Institutional Repository >
NC State Theses and Dissertations >
Dissertations >

Please use this identifier to cite or link to this item:

Title: Architectural and Compiler Issues for Tolerating Latencies in Horizontal Architectures
Authors: Ozer, Emre
Advisors: Thomas M. Conte, Chair
Edward W. Davis, Member
Wentai Liu, Member
Eric Rotenberg, Member
Issue Date: 4-Sep-2001
Degree: PhD
Discipline: Computer Engineering
Abstract: This dissertation presents a new architecture model named Weld for horizontal architectures such as VLIW and EPIC. Weld integrates speculative multithreading support into a VLIW/EPIC processor to hide run-time latency effects that cannot be determined by the compiler. Also, it proposes a hardware technique called operation welding that merges operations from different threads to utilize the hardware resources more efficiently. Hardware contexts such as program counters and the fetch units are duplicated to support multithreading. Also, a dual-thread Weld architecture is isolated and analyzed for cost/performance purposes within the general Weld architecture. The dual-thread Weld model supports one main thread and one speculative thread running simultaneously in a VLIW/EPIC processor with a register file and a fetch unit per thread. The cost/performance impact of the dual-thread Weld model, which includes analysis of migrating the disambiguation hardware to the compiler and the sensitivity analysis to the variation of branch misprediction and second-level cache miss penalties, is examined further.
Appears in Collections:Dissertations

Files in This Item:

File Description SizeFormat
etd.pdf389.48 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.