|
NCSU Institutional Repository >
NC State Theses and Dissertations >
Theses >
Please use this identifier to cite or link to this item:
http://www.lib.ncsu.edu/resolver/1840.16/638
|
| Title: | Benchmark Characterization of Embedded Processors |
| Authors: | Dasarathan, Dinesh |
| Advisors: | Dr. Thomas M. Conte, Committee Chair
Dr. Edward F. Gehringer, Committee Member
Dr. Eric Rotenberg, Committee Member |
| Keywords: | processor design
benchmarks
benchmark characterization
embedded processors
SPEC2K
Mediabench
Netbench
WATTCH
simplescalar
power
code compression
Huffman encoder
recurrence conflict method
gshare predictor
branch prediction
IPC
TLB design
cache design
memory design
Kiviat graphs |
| Issue Date: | 16-May-2005 |
| Degree: | M |
| Discipline: | Computer Science |
| Abstract: | The design of a processor is an iterative process, with many cycles of simulation, performance analysis and subsequent changes. The inputs to these cycles of simulations are generally a selected subset of standard benchmarks. To aid in reducing the number of cycles involved in design, one can characterize these selected benchmarks and use those characteristics to hit at a good initial design that will converge faster. Methods and systems to characterize benchmarks for normal processors are designed and implemented. This thesis extends these approaches and defines an abstract system to characterize benchmarks for embedded processors, taking into consideration the architectural requirements, power constraints and code compressibility. To demonstrate this method, around 25 benchmarks are characterized (10 from SPEC, and 15 from standard embedded benchmark suites - Mediabench and Netbench), and compared. Moreover, the similarities between these benchmarks are also analyzed and presented. |
| URI: | http://www.lib.ncsu.edu/resolver/1840.16/638 |
| Appears in Collections: | Theses
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|
