



US006936508B2

(12) **United States Patent**
Visokay et al.

(10) **Patent No.:** US 6,936,508 B2
(45) **Date of Patent:** Aug. 30, 2005

(54) **METAL GATE MOS TRANSISTORS AND METHODS FOR MAKING THE SAME**

(75) Inventors: **Mark Visokay**, Richardson, TX (US);
Luigi Colombo, Dallas, TX (US);
James J. Chambers, Dallas, TX (US)

(73) Assignee: **Texas Instruments Incorporated**,
Dallas, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **10/661,130**

(22) Filed: **Sep. 12, 2003**

(65) **Prior Publication Data**

US 2005/0059198 A1 Mar. 17, 2005

(51) **Int. Cl.**⁷ **H01L 21/8238**; H01L 21/3205;
H01L 29/76

(52) **U.S. Cl.** **438/199**; 438/591; 257/388;
257/407; 257/412

(58) **Field of Search** 438/199, 591,
438/592; 257/388, 407, 412

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,628,588 A	12/1986	McDavid	
4,641,417 A	2/1987	McDavid	
4,672,419 A	6/1987	McDavid	
4,954,867 A	9/1990	Hosaka	
5,625,217 A *	4/1997	Chau et al.	257/412
5,633,522 A	5/1997	Dorleans et al.	
5,723,893 A	3/1998	Yu et al.	
5,937,315 A	8/1999	Xiang et al.	
6,255,698 B1 *	7/2001	Gardner et al.	257/369
6,274,467 B1 *	8/2001	Gambino et al.	438/563
6,376,342 B1	4/2002	Tseng	
6,410,967 B1	6/2002	Hause et al.	
6,432,817 B1	8/2002	Bertrand et al.	
6,483,151 B2 *	11/2002	Wakabayashi et al.	257/369
6,544,876 B1 *	4/2003	Iyer	438/592
6,602,781 B1	8/2003	Xiang et al.	

6,614,082 B1 *	9/2003	DeBoer et al.	257/412
6,617,624 B2	9/2003	Powell	
6,645,798 B2 *	11/2003	Hu	438/197
6,653,700 B2 *	11/2003	Chau et al.	257/412
6,693,333 B1 *	2/2004	Yu	257/407
2003/0109121 A1	6/2003	Rotondaro	
2003/0122199 A1 *	7/2003	Koyama et al.	257/369

OTHER PUBLICATIONS

“An Investigation of Molybdenum Gate for Submicrometer CMOS”, Robert F. Kwasnick, Edmund B. Kaminsky, Paul A. Frank, Gerhard A. Franz, Kenneth J. Polasko, Richard J. Iaia and Thomas B. Gordzys, IEEE Transactions on Electron Devices, vol. 35, No. 9, Sep., 1988, pp. 1432–1438.

(Continued)

Primary Examiner—Matthew Smith

Assistant Examiner—Lex H. Malsawma

(74) *Attorney, Agent, or Firm*—Jacqueline J. Garner; W. James Brady, III; Frederick J. Telecky, Jr.

(57) **ABSTRACT**

Semiconductor devices and fabrication methods are provided, in which metal transistor gates are provided for MOS transistors. Metal boride is formed above a gate dielectric to create PMOS gate structures and metal nitride is formed over a gate dielectric to provide NMOS gate structures. The metal portions of the gate structures are formed from an initial starting material that is either a metal boride or a metal nitride, after which the starting material is provided with boron or nitrogen in one of the PMOS and NMOS regions through implantation, diffusion, or other techniques, either before or after formation of the conductive upper material, and before or after gate patterning. The change in the boron or nitrogen content of the starting material provides adjustment of the material work function, thereby tuning the threshold voltage of the resulting PMOS or NMOS transistors.

30 Claims, 10 Drawing Sheets

