



US006486042B2

(12) **United States Patent**
Gehrke et al.

(10) **Patent No.:** US 6,486,042 B2
(45) **Date of Patent:** Nov. 26, 2002

(54) **METHODS OF FORMING COMPOUND SEMICONDUCTOR LAYERS USING SPACED TRENCH ARRAYS AND SEMICONDUCTOR SUBSTRATES FORMED THEREBY**

(75) Inventors: **Thomas Gehrke**, Carrboro, NC (US);
Kevin J. Linthicum, Angier, NC (US);
Robert F. Davis, Raleigh, NC (US)

(73) Assignee: **North Carolina State University**,
Raleigh, NC (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/906,258**

(22) Filed: **Jul. 16, 2001**

(65) **Prior Publication Data**

US 2002/0013036 A1 Jan. 31, 2002

Related U.S. Application Data

(63) Continuation of application No. 09/512,242, filed on Feb. 24, 2000, now Pat. No. 6,261,929.

(51) **Int. Cl.**⁷ **H01L 21/20**; H01L 21/301

(52) **U.S. Cl.** **438/462**; 438/478; 438/483

(58) **Field of Search** 438/462, 478,
438/479, 480-483, 460, 931; 257/76

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,127,792 A	11/1978	Nakata	313/500
4,522,661 A	6/1985	Morrison et al.	148/33.2
4,651,407 A	3/1987	Bencuya	29/571
4,865,685 A	9/1989	Palmour	156/643

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

CA	2258080	10/1998
EP	0 551 721 A2	7/1993

(List continued on next page.)

OTHER PUBLICATIONS

Zeng et al., Optical properties of GaN pyramids, Applied Physics Letters, vol. 74, No. 9, Mar. 1, 1999, pp. 1227-1229. International Search Report, PCT/US00/40724, Feb. 27, 2001.

(List continued on next page.)

Primary Examiner—Michael S. Lebentritt

(74) *Attorney, Agent, or Firm*—Moore & Van Allen, PLLC; Steven B. Phillips

(57) **ABSTRACT**

Methods of forming compound semiconductor layers include the steps of forming a plurality of selective growth regions at spaced locations on a first substrate and then forming a plurality of semiconductor layers at spaced locations on the first substrate by growing a respective semiconductor layer on each of the selective growth regions. The first substrate is then divided into a plurality of second smaller substrates that contain only a respective one of the plurality of semiconductor layers. This dividing step is preferably performed by partitioning (e.g., dicing) the first substrate at the spaces between the selective growth regions. The step of forming a plurality of semiconductor layers preferably comprises growing a respective compound semiconductor layer (e.g., gallium nitride layer) on each of the selective growth regions. The growing step may comprise pendeoepitaxially growing a respective gallium nitride layer on each of the selective growth regions. Each of the selective growth regions is also preferably formed as a respective plurality of trenches that have sidewalls which expose compound semiconductor seeds from which epitaxial growth can take place.

3 Claims, 5 Drawing Sheets

