Browsing by Author "Paul Franzon, Member"
Now showing 1 - 20 of 41
- Results Per Page
- Sort Options
- A Full-Stack Solution for Side-Channel Security of Machine Learning Hardware.(2023-04-24) Dubey, Anuj; Aydin Aysu, Chair; Paul Franzon, Member; James Tuck, Member; Rosario Cammarota, External; Alessandra Scafuro, Member
- Adaptive Clock Design for Memory Intensive 3D Integrated Circuits.(2011-11-30) Chen, Xi; William Davis, Chair; Griff Bilbro, Member; Paul Franzon, Member; Douglas Reeves, Member; Lei Luo, Technical Consultant
- AgentSCA: Advanced Physical Side Channel Analysis Agent with LLMs.(2023-08-03) Yaman, Ferhat; Samira Mirbagher Ajorpaz, Chair; Paul Franzon, Member; James Tuck, Member
- An Analytical Framework for PPA Estimation of Systolic Array-Based Hardware Accelerators.(2024-06-18) Zhao, Qianli; William Davis, Chair; Paul Franzon, Member; Tianfu Wu, Member; Mengmeng Zhu, Member
- Analog Maximum Power Point Tracking (MPPT) IC for Solar Cells.(2014-08-15) Wang, Yi; Alex Huang, Chair; Paul Franzon, Member; Douglas Hopkins, Member
- Architecture-Centric Quantum Computing Algorithms and Software/Hardware Co-Designs.(2022-10-28) Ibrahim, Mohannad Mahjoub Ali; Gregory Byrd, Chair; Huiyang Zhou, Member; Paul Franzon, Member; Elena Jakubikova, Member; Dr. Nicholas T. Bronn, External
- Atomic Layer Deposition (ALD) Enabled Techniques for Novel Memory Applications.(2015-08-11) Sarkar, Biplab; Veena Misra, Chair; Paul Franzon, Member; John Muth, Member; Michael Dickey, Member
- Behaviorally Modeled Code-Modulation Based Embedded Test for Phased Arrays.(2019-10-24) Ghosh, Madhuja; Brian Floyd, Chair; Paul Franzon, Member; Jacob Adams, Member
- Code Modulated Interferometric Imaging System using Phased Arrays.(2019-08-12) Chauhan, Vikas; Brian Floyd, Chair; Paul Franzon, Member; John Muth, Member; Chih-Hao Chang, Member
- Data Sharing in Peer-Assessment Systems for Education.(2017-07-11) Song, Yang; Edward Gehringer, Chair; Min Chi, Member; Paul Franzon, Member; Sarah Heckman, Member
- Design and Verification of a DDR2 Memory Controller for System on Chip Education.(2014-05-08) Mohan, Aparna; William Davis, Chair; Paul Franzon, Member; Huiyang Zhou, Member
- Design of a Direct Memory Access Controller for a Cortex-M0 based System on Chip.(2016-04-29) Bangalore Siddalingadevaru, Reshma; William Davis, Chair; Huiyang Zhou, Member; Paul Franzon, Member
- Design Rule Development for FreePDK15: An Open Source Predictive Process Design Kit for 15nm FinFET Devices.(2014-05-06) Bhanushali, Kirti Narayan; William Davis, Chair; Mehmet Ozturk, Member; Paul Franzon, Member
- Distributed Beamforming Phased Arrays for Millimeter-Wave Radio.(2018-01-07) Yeh, Yi-Shin; Brian Floyd, Chair; Chih-Hao Chang, Member; Jacob Adams, Member; Paul Franzon, Member
- Early IR-drop Analysis Flow for Hot-spot pre-emption.(2015-07-06) Bhattacharya, Suprio; William Davis, Chair; Paul Franzon, Member; Eric Rotenberg, Member
- Enhanced Frequency-Selective N-Path Filters and Receivers.(2023-05-18) Ellington, Cody Jackson; Brian Floyd, Chair; Jacob Adams, Member; Paul Franzon, Member; Gregory Buckner, Member
- Exploiting Program Redundancy to Improve Performance, Cost and Power Consumtion in Embedded Systems(2000-07-19) Larin, Sergei Yurievich; Thomas Conte, Chair; Eric Rotenberg, Member; Edward Davis, Member; Paul Franzon, MemberDuring the last 15 years embedded systems have grown rapidly in complexity and performance to a point where theynow rival the design challenges of desktop systems. Embedded systems are now targets for contradictory requirements: they are expected to occupy a small amount of physical space (e.g., low package count), be inexpensive, consume low power and be highly reliable. Regardless of the decades of intensive research and development, there are still areas that can promise significant benefits if further researched. One such area is the quality of the data which embedded system operates upon. This includes both code and data segments of an embedded system application. This work presents a unified, compiler-driven approach to solving the redundancy problem. It attempts toincrease the quality of the data stream that embedded systems are operating upon while preserving the original functionality. The code size reduction is achieved by Huffman compressing or tailor encoding the ISA of the original program. The data segment size reduction is accomplished by modified Discrete Dynamic Huffman encoding. This work is the first such study that also details the design of instruction fetch mechanisms for the proposed compression schemes.
- Fast and Accurate Event Prediction for System-on-Chip Power and Energy Estimation.(2023-12-01) Wang, Zhiping; William Davis, Chair; Eric Rotenberg, Member; Huiyang Zhou, Member; Xu Liu, Member; Paul Franzon, Member
- Fast and Efficient End-to-End Graph Processing with Shared Memory Accelerators.(2021-11-02) Mughrabi, Abdullah Tahsin; Gregory Byrd, Chair; Paul Franzon, Member; Huiyang Zhou, Member; Xu Liu, Member
- FreePDK3: A Novel PDK for Physical Verification at the 3nm Node.(2021-10-29) Sadangi, Sushant; William Davis, Chair; Donna Yu, Member; Paul Franzon, Member
- «
- 1 (current)
- 2
- 3
- »
