Dynamically Reconfigurable Intrusion Detection System

Show full item record

Title: Dynamically Reconfigurable Intrusion Detection System
Author: Prasad, Praveen
Advisors: Paul D Franzon, Committee Chair
Abstract: This dissertation implements a Network Based Intrusion Detection System on a Dynamically Reconfigurable Architecture. The design is captured using synthesizable Verilog HDL. The Dynamically Reconfigurable Intrusion Detection System (DRIDS) addresses the challenges faced by typical applications that use Reconfigurable devices that do not exploit their full computational density because of the limited FPGA memory, inefficient FPGA utilization, processor to FPGA communication bottlenecks and high reconfiguration latencies. The implementation of Intrusion Detection on the DRIDS boasts of high computational density and better performance through the exploitation of parallelism inherent in this application.
Date: 2004-05-21
Degree: MS
Discipline: Computer Engineering
URI: http://www.lib.ncsu.edu/resolver/1840.16/1824


Files in this item

Files Size Format View
etd.pdf 340.7Kb PDF View/Open

This item appears in the following Collection(s)

Show full item record