Exploration of High-level Synthesis Techniques to Improve Computational Intensive VLSI Designs
No Thumbnail Available
Files
Date
2009-12-07
Authors
Journal Title
Series/Report No.
Journal ISSN
Volume Title
Publisher
Abstract
Optimization techniques during high level synthesis procedure are often preferred since design decisions at early stages of a design flow are believed to have a large impact on design quality. In this dissertation, we present three high-level synthesis schemes to improve the power, speed and reliability of deep submicron VLSI systems. Speciﬠcally, we ﬠrst describe a simultaneous register and functional unit (FU) binding algorithm. Our
algorithm targets the reduction of multiplexer inputs, shortening the total length of global interconnects. In this algorithm, we introduce three graph parameters that guide our FU and register binding. They are flow dependencies, common primary inputs and common register inputs. We maximize the interconnect sharing among FUs and registers. We then present an interconnect binding algorithm during high-level synthesis for global intercon-
nect reduction. Our scheme is based on the observation that not all FUs operate at all time. When idle, FUs can be reconﬠgured as pass-through logic for data transfer, reducing interconnect requirement. Our scheme not only reduces the overall length of global interconnects but also minimizes the power overhead without introducing any timing violations. Lastly, we present a register binding algorithm with the ob jective of register minimization.
We have observed that not all pipelined FUs are operating at all time. Idle pipelined FUs can be used to store data temporarily, reducing stand-alone registers.
Description
Keywords
High Level Synthesis, Global Interconnect, VLSI CAD, Optimization, Algorithm
Citation
Degree
PhD
Discipline
Computer Engineering