90nm CMOS Direct-Conversion Transmitter Design For WCDMA

Show full item record

Title: 90nm CMOS Direct-Conversion Transmitter Design For WCDMA
Author: Yang, Xuemin
Advisors: Kevin G. Gard, Committee Chair
Antonio J. Montalvo, Committee Member
Paul D. Franzon, Committee Member
Maysam Ghovanloo, Committee Member
D. Troy Case, Committee Member
Abstract: Over the last decade, third-generation (3G) cellular networks have been undergoing tremendous development to meet an increasing demand for better quality and higher speed wireless services. Silicon germanium (SiGe) bipolar CMOS (BiCMOS) has been the dominant process technology for RF transceivers of cellular systems. However, in recent years, there is increasing interest to implement RF transceivers using advanced submicron CMOS technology driven by the demand for high-volume and low-cost solutions. One big challenge for designing a CMOS WCDMA direct conversion transmitter is to meet the demand for both good linearity and good power efficiency. As opposed to constant envelop modulation adopted in GSM system, WCDMA employs HPSK modulation technique which presents better spectral efficiency but results in variable envelop modulation. Hence, linear amplification is required for WCDMA transmitter. Typically, power efficiency is traded for linearity performance. However, for cellular systems, low power solution is highly desirable for maximum usage of battery life. The goal of this research is to design a CMOS WCDMA transmitter with high power efficiency that is comparable to the SiGe BiCMOS counterpart while meeting the tough linearity specification. In this thesis, a third-order intermodulation distortion (IMD) cancelation technique is developed to design a high power efficiency, highly linear operation and large output power transmitter for WCDMA systems. The third-order IMD cancelation approach is realized by using a two-stage driver amplifier, where amplifiers at the two stages amplifier generate opposite distortions and cancel each other. In this work, the nonlinearity of a CMOS common source amplifier is comprehensively investigated to set a solid ground for directing the design of two-stage driver amplifier with third-order IMD cancelation. One big challenge of two-stage driver amplifier with third-order IMD cancelation is how to maintain the third-order IMD cancelation over process and temperature variations. In this thesis, the required condition to realize third-order IMD cancelation is discussed over process and temperature variations, and the design criteria for achieving the third-order IMD cancelation over process and temperature variations are presented.
Date: 2009-03-11
Degree: PhD
Discipline: Engineering
URI: http://www.lib.ncsu.edu/resolver/1840.16/4500

Files in this item

Files Size Format View
etd.pdf 2.728Mb PDF View/Open

This item appears in the following Collection(s)

Show full item record