Benchmark Characterization of Embedded Processors

Show full item record

Title: Benchmark Characterization of Embedded Processors
Author: Dasarathan, Dinesh
Advisors: Dr. Thomas M. Conte, Committee Chair
Dr. Edward F. Gehringer, Committee Member
Dr. Eric Rotenberg, Committee Member
Abstract: The design of a processor is an iterative process, with many cycles of simulation, performance analysis and subsequent changes. The inputs to these cycles of simulations are generally a selected subset of standard benchmarks. To aid in reducing the number of cycles involved in design, one can characterize these selected benchmarks and use those characteristics to hit at a good initial design that will converge faster. Methods and systems to characterize benchmarks for normal processors are designed and implemented. This thesis extends these approaches and defines an abstract system to characterize benchmarks for embedded processors, taking into consideration the architectural requirements, power constraints and code compressibility. To demonstrate this method, around 25 benchmarks are characterized (10 from SPEC, and 15 from standard embedded benchmark suites - Mediabench and Netbench), and compared. Moreover, the similarities between these benchmarks are also analyzed and presented.
Date: 2005-05-16
Degree: M
Discipline: Computer Science
URI: http://www.lib.ncsu.edu/resolver/1840.16/638


Files in this item

Files Size Format View
etd.pdf 1.530Mb PDF View/Open

This item appears in the following Collection(s)

Show full item record