Design and Power Optimization of a 16 nm Dual Floating Gate FET Memory Array and Peripheral Circuits.

No Thumbnail Available

Date

2013-08-05

Journal Title

Series/Report No.

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Citation

Degree

Master of Science

Discipline

Computer Engineering

Collections