Microarchitectural Implementation of a Reduced x86 ISA in FabScalar-generated Superscalar Cores.

Show full item record

Title: Microarchitectural Implementation of a Reduced x86 ISA in FabScalar-generated Superscalar Cores.
Author: Bowman, Joshua Wayne
Advisors: Eric Rotenberg, Chair
Paul Franzon, Member
Huiyang Zhou, Member
Date: 2013-07-25
Degree: Master of Science
Discipline: Computer Engineering
URI: http://www.lib.ncsu.edu/resolver/1840.16/9224


Files in this item

Files Size Format View
etd.pdf 2.067Mb PDF View/Open

This item appears in the following Collection(s)

Show full item record