Versatile system for triple-gated transistors with engineered corners

Show full item record

Title: Versatile system for triple-gated transistors with engineered corners
Date: 2005
Citation: Visokay, M. R., & Chambers, J. J. (2005). Versatile system for triple-gated transistors with engineered corners. U.S. Patent No. 6,969,644. Washington, DC: U.S. Patent and Trademark Office.
URI: http://www.lib.ncsu.edu/resolver/1840.2/1326


Files in this item

Files Size Format View
US_6969644_B1_I.pdf 112.4Kb PDF View/Open

This item appears in the following Collection(s)

Show full item record