Structure and method to fabricate self-aligned transistors with dual work function metal gate electrodes
No Thumbnail Available
Date
2006
Authors
Advisors
Journal Title
Series/Report No.
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Citation
Chambers, J. J. (2006). Structure and method to fabricate self-aligned transistors with dual work function metal gate electrodes. U.S. Patent No. 7,005,365. Washington, DC: U.S. Patent and Trademark Office.