Versatile system for triple-gated transistors with engineered corners

Show full item record

Title: Versatile system for triple-gated transistors with engineered corners
Date: 2006
Citation: Visokay, M. R., & Chambers, J. J. (2006). Versatile system for triple-gated transistors with engineered corners. U.S. Patent No. 7,119,386. Washington, DC: U.S. Patent and Trademark Office.
URI: http://www.lib.ncsu.edu/resolver/1840.2/1334


Files in this item

Files Size Format View
US_7119386_B2_I.pdf 124.3Kb PDF View/Open

This item appears in the following Collection(s)

Show full item record