Integrated circuit having reduced probability of wire-bond failure
No Thumbnail Available
Date
2000
Authors
Advisors
Journal Title
Series/Report No.
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Citation
Kermani, B. G. (2000). Integrated circuit having reduced probability of wire-bond failure. U.S. Patent No. 6,153,506. Washington, DC: U.S. Patent and Trademark Office.