Integrated circuit having reduced probability of wire-bond failure

Show full item record

Title: Integrated circuit having reduced probability of wire-bond failure
Date: 2000
Citation: Kermani, B. G. (2000). Integrated circuit having reduced probability of wire-bond failure. U.S. Patent No. 6,153,506. Washington, DC: U.S. Patent and Trademark Office.
URI: http://www.lib.ncsu.edu/resolver/1840.2/1643


Files in this item

Files Size Format View
US_6153506_A_I.pdf 107.3Kb PDF View/Open

This item appears in the following Collection(s)

Show full item record