Parallel Logic Level Simulation of VLSI Circuits

Show full item record

Title: Parallel Logic Level Simulation of VLSI Circuits
Author: Bagrodia, R.; Li, Z.; Jha, V.; Chen, Y.; Cong, J.
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Date: 1994
Series/Report No.: Winter Simulation Conference Proceedings
URI: http://www.lib.ncsu.edu/resolver/1840.4/6602


Files in this item

Files Size Format View
1994_0196.pdf 1.009Mb PDF View/Open

This item appears in the following Collection(s)

Show full item record