A Simulation of Bus Architectures for Multiprocessor Systems

Show full item record

Title: A Simulation of Bus Architectures for Multiprocessor Systems
Author: Wear, Larry L.; Guilmette, Ron; Falash, Mark
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Date: 1982
Series/Report No.: Winter Simulation Conference Proceedings
URI: http://www.lib.ncsu.edu/resolver/1840.4/6920


Files in this item

Files Size Format View
1982_0029.pdf 512.8Kb PDF View/Open

This item appears in the following Collection(s)

Show full item record