High level timing specification of instruction-level parallel processors

Show simple item record

dc.contributor.author Harcourt, Ed
dc.contributor.author Mauney, Jon
dc.contributor.author Cook, Todd
dc.date.accessioned 2007-01-04T19:55:13Z
dc.date.available 2007-01-04T19:55:13Z
dc.date.issued 1993
dc.identifier.uri ftp://ftp.ncsu.edu/pub/unity/lockers/ftp/csc_anon/tech/93/TR-93-18.ps.Z
dc.identifier.uri http://www.lib.ncsu.edu/resolver/1840.4/758
dc.format.extent 380604 bytes
dc.format.extent 399636 bytes
dc.format.mimetype application/pdf
dc.format.mimetype application/pdf
dc.format.mimetype application/postscript
dc.language.iso en
dc.publisher North Carolina State University. Dept. of Computer Science
dc.relation.ispartofseries TR-93-18
dc.relation.ispartofseries Department of Computer Science Technical Report
dc.title High level timing specification of instruction-level parallel processors
dc.type Technical report


Files in this item

Files Size Format View
TR-93-18.pdf 371.6Kb PDF View/Open
TR-93-18.ps 390.2Kb Postscript View/Open

This item appears in the following Collection(s)

Show simple item record