Layout and Parasitic Extraction for FreePDK15™: An Open Source Predictive Process Design Kit for 15nm FinFET Devices

dc.contributor.advisorWilliam Davis, Chairen_US
dc.contributor.advisorPaul Franzon, Memberen_US
dc.contributor.advisorBrian Floyd, Memberen_US
dc.contributor.authorTembe, Chinmay Sunilen_US
dc.date.accepted2015-07-14en_US
dc.date.accessioned2015-07-15T09:30:16Z
dc.date.available2015-07-15T09:30:16Z
dc.date.defense2015-06-19en_US
dc.date.issued2015-06-19en_US
dc.date.released2015-07-15en_US
dc.date.reviewed2015-07-06en_US
dc.date.submitted2015-07-01en_US
dc.degree.disciplineElectrical Engineeringen_US
dc.degree.levelthesisen_US
dc.degree.nameMaster of Scienceen_US
dc.identifier.otherdeg4514en_US
dc.identifier.urihttp://www.lib.ncsu.edu/resolver/1840.16/10433
dc.titleLayout and Parasitic Extraction for FreePDK15™: An Open Source Predictive Process Design Kit for 15nm FinFET Devicesen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
etd.pdf
Size:
1.8 MB
Format:
Adobe Portable Document Format

Collections