Impact of Process Variations on 16-nm Dual-floating Gate FET using TCAD Simulations.
No Thumbnail Available
Files
Date
2012-12-18
Authors
Journal Title
Series/Report No.
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Citation
Degree
Master of Science
Discipline
Electrical Engineering
