Time-step Control in Transient Circuit Analysis
| dc.contributor.advisor | Dr Michael Steer, Committee Chair | en_US |
| dc.contributor.author | Vijaychand, Shubha | en_US |
| dc.date.accessioned | 2010-04-02T17:54:32Z | |
| dc.date.available | 2010-04-02T17:54:32Z | |
| dc.date.issued | 2002-11-20 | en_US |
| dc.degree.discipline | Electrical Engineering | en_US |
| dc.degree.level | thesis | en_US |
| dc.degree.name | MS | en_US |
| dc.description.abstract | The time-step control algorithm has a dramatic impact on the accuracy and simulation time in transient circuit simulation. A new time-step control algorithm is presented based on a novel estimation of the truncation error. The new truncation error estimation uses difference between Backward Euler and Trapezoidal numerical integration techniques. The results of this technique are compared with The traditional SPICE-like approach implemented in fREEDA. Results for the solution of a Soliton line and Mesfet circuit are presented. | en_US |
| dc.identifier.other | etd-11072002-172455 | en_US |
| dc.identifier.uri | http://www.lib.ncsu.edu/resolver/1840.16/297 | |
| dc.rights | I hereby certify that, if appropriate, I have obtained and attached hereto a written permission statement from the owner(s) of each third party copyrighted matter to be included in my thesis, dissertation, or project report, allowing distribution as specified below. I certify that the version I submitted is the same as that approved by my advisory committee. I hereby grant to NC State University or its agents the non-exclusive license to archive and make accessible, under the conditions specified below, my thesis, dissertation, or project report in whole or in part in all forms of media, now or hereafter known. I retain all other ownership rights to the copyright of the thesis, dissertation or project report. I also retain the right to use in future works (such as articles or books) all or part of this thesis, dissertation, or project report. | en_US |
| dc.subject | truncation error | en_US |
| dc.subject | time-step control | en_US |
| dc.subject | variable time-step | en_US |
| dc.title | Time-step Control in Transient Circuit Analysis | en_US |
Files
Original bundle
1 - 1 of 1
