Printed circuit patterned embedded capacitance layer

No Thumbnail Available

Date

2006

Authors

Advisors

Journal Title

Series/Report No.

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Citation

Dunn, G. J., Croswell, R. T., Magera, J. A., Savic, J. & Tungare, A. V. (2006). Printed circuit patterned embedded capacitance layer. U.S. Patent No. 7,138,068. Washington, DC: U.S. Patent and Trademark Office.

Degree

Discipline

Collections