Logical Process Size in Parallel Simulations
| dc.contributor.author | Hao, Fang | |
| dc.contributor.author | Wilson, Karen | |
| dc.contributor.author | Fujimoto, Richard | |
| dc.contributor.author | Zegura, Ellen | |
| dc.date.accessioned | 2012-01-12T18:46:02Z | |
| dc.date.available | 2012-01-12T18:46:02Z | |
| dc.date.issued | 1996 | |
| dc.format.extent | 1278991 bytes | |
| dc.format.mimetype | application/pdf | |
| dc.format.mimetype | application/pdf | |
| dc.identifier.uri | http://www.lib.ncsu.edu/resolver/1840.4/5169 | |
| dc.language.iso | en | |
| dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | |
| dc.relation.ispartofseries | Winter Simulation Conference Proceedings | |
| dc.title | Logical Process Size in Parallel Simulations | |
| dc.type | Technical report |
Files
Original bundle
1 - 1 of 1
