Optimizing performance of parallel architectures through processor configuration and data distribution

Simple item page
dc.contributor.authorWong, David C.
dc.contributor.authorDavis, Edward W.
dc.contributor.authorFunderlic, Robert E.
dc.contributor.authorSmith, Frank Anderson
dc.date.accessioned2007-01-04T19:56:32Z
dc.date.available2007-01-04T19:56:32Z
dc.date.issued1999
dc.format.extent325805 bytes
dc.format.extent343432 bytes
dc.format.mimetypeapplication/pdf
dc.format.mimetypeapplication/pdf
dc.format.mimetypeapplication/postscript
dc.identifier.uriftp://ftp.ncsu.edu/pub/unity/lockers/ftp/csc_anon/tech/99/TR-99-04.ps.Z
dc.identifier.urihttp://www.lib.ncsu.edu/resolver/1840.4/812
dc.language.isoen
dc.publisherNorth Carolina State University. Dept. of Computer Science
dc.relation.ispartofseriesTR-99-04
dc.relation.ispartofseriesDepartment of Computer Science Technical Report
dc.titleOptimizing performance of parallel architectures through processor configuration and data distribution
dc.typeTechnical report

Files

Original bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
TR-99-04.pdf
Size:
318.17 KB
Format:
Adobe Portable Document Format
Download
No Thumbnail Available
Name:
TR-99-04.ps
Size:
335.38 KB
Format:
Postscript Files
Download

Collections

Department of Computer Science Technical Reports