



US006154046A

United States Patent [19] Kermani

[11] Patent Number: **6,154,046**

[45] Date of Patent: ***Nov. 28, 2000**

[54] PRECONDITIONING INPUT SIGNALS OF LOGIC GATES FOR GLITCH-FREE OUTPUT SIGNAL

[75] Inventor: **Bahram Ghaffarzadeh Kermani**, Whitehall, Pa.

[73] Assignee: **Lucent Technologies Inc.**, Murray Hill, N.J.

[*] Notice: This patent is subject to a terminal disclaimer.

[21] Appl. No.: **09/225,641**

[22] Filed: **Jan. 5, 1999**

[51] Int. Cl.⁷ **H03K 19/0948**

[52] U.S. Cl. **326/21; 326/93**

[58] Field of Search 326/21-27, 93, 326/83, 86

[56] References Cited

U.S. PATENT DOCUMENTS

5,552,719	9/1996	Murakami	326/27
5,565,796	10/1996	Nakase	326/83
5,929,676	7/1999	Graf, III	327/144
5,983,014	11/1999	Shay	327/270

Primary Examiner—Michael Tokar

Assistant Examiner—Don Phu Le


Attorney, Agent, or Firm—Duane, Morris & Heckscher LLP

[57] **ABSTRACT**

An input signal preconditioning circuit receives at least first and second digital input signals. The input signals are modified to provide first and second preconditioned input signals which cannot simultaneously transition in opposite directions.

21 Claims, 2 Drawing Sheets

200



300

