



US006504184B2

(12) **United States Patent**  
**Alok**

(10) **Patent No.:** **US 6,504,184 B2**  
(45) **Date of Patent:** **Jan. 7, 2003**

(54) **SUPERIOR SILICON CARBIDE INTEGRATED CIRCUITS AND METHOD OF FABRICATING**

(75) Inventor: **Dev Alok**, Danbury, CT (US)

(73) Assignee: **Koninklijke Philips Electronics N.V.**, Eindhoven (NL)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/952,196**

(22) Filed: **Sep. 14, 2001**

(65) **Prior Publication Data**

US 2002/0034852 A1 Mar. 21, 2002

**Related U.S. Application Data**

(62) Division of application No. 09/464,861, filed on Dec. 16, 1999, now Pat. No. 6,303,508.

(51) **Int. Cl.**<sup>7</sup> ..... **H01L 29/00**

(52) **U.S. Cl.** ..... **257/151; 257/500; 257/505; 257/563**

(58) **Field of Search** ..... 438/275, DIG. 931; 257/139, 140, 141, 142, 143, 144, 214, 392, 717, 136, 264, 266; 326/80, 81, 83

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

3,571,919 A \* 3/1971 Gleim et al. .... 148/DIG. 148  
4,028,149 A \* 6/1977 Deines et al. .... 117/95  
4,994,413 A 2/1991 Eshita

(List continued on next page.)

**FOREIGN PATENT DOCUMENTS**

GB 2306250 A 4/1997  
JP 55-24482 A 2/1980  
JP 07082098 A 3/1995

**OTHER PUBLICATIONS**

“A Novel Method for Etching Trenches in Silicon Carbide”, by Dev Alok et al., Journal of Electronic Materials, vol. 24, No. 4, 1995, pp. 311–314.

*Primary Examiner*—Chandra Chaudhari

*Assistant Examiner*—David Hogans

(74) *Attorney, Agent, or Firm*—Ernestine C. Bartlett

(57) **ABSTRACT**

The present invention provides semiconductor devices having at least one silicon region in a silicon carbide wafer in which is fabricated a low voltage semiconductor device such as for example, MOSFET devices, BiCMOS devices, Bipolar devices, etc., and on the same chip, at least one silicon carbide region in which is fabricated a high voltage (i.e., >1000V) semiconductor device using techniques well known in the art, such as for example, LD MOSFET, UMOSFET, DMOSFET, IGBT, MESFET, and JFET devices. Such devices are derived from a method for forming a silicon region on a silicon carbide substrate which comprises the steps of:

- providing a monocrystalline silicon carbide substrate;
- amorphizing at least one region of the substrate, preferably by subjecting at least a portion of a surface of the substrate to ion implantation to convert at least a portion of the substrate surface to amorphous silicon carbide producing a region of amorphous silicon carbide on a monocrystalline silicon carbide substrate;
- removing at least an effective amount of carbon from said amorphized region, preferably by subjecting at least a portion of the amorphous silicon carbide region to an etchant material which selectively removes carbon to produce a region of amorphous silicon on a monocrystalline silicon carbide substrate; and
- subjecting the monocrystalline substrate with at least a region of amorphous silicon to high temperature thermal anneal to produce a region of monocrystalline silicon on said monocrystalline silicon carbide substrate.

**5 Claims, 2 Drawing Sheets**

