



US007164165B2

(12) **United States Patent**
Basceri et al.

(10) **Patent No.:** **US 7,164,165 B2**
(45) **Date of Patent:** **Jan. 16, 2007**

(54) **MIS CAPACITOR**

(75) Inventors: **Cem Basceri**, Boise, ID (US); **Garo J. Derderian**, Boise, ID (US)

(73) Assignee: **Micron Technology, Inc.**, Boise, ID (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

| | | | | |
|--------------|-----|---------|----------------|---------|
| 2002/0086556 | A1* | 7/2002 | Ahn et al. | 438/785 |
| 2002/0098646 | A1 | 7/2002 | Hirano et al. | |
| 2003/0052358 | A1* | 3/2003 | Weimer | 257/310 |
| 2003/0064566 | A1* | 4/2003 | Yang et al. | 438/398 |
| 2003/0075802 | A1* | 4/2003 | Derraa et al. | 257/758 |
| 2003/0136988 | A1* | 7/2003 | Zheng et al. | 257/296 |
| 2003/0168750 | A1 | 9/2003 | Basceri et al. | |
| 2003/0205729 | A1* | 11/2003 | Basceri et al. | 257/200 |
| 2003/0213987 | A1 | 11/2003 | Basceri et al. | |
| 2003/0232497 | A1* | 12/2003 | Xi et al. | 438/627 |
| 2004/0036102 | A1* | 2/2004 | Sell et al. | 257/301 |
| 2004/0046197 | A1 | 3/2004 | Basceri et al. | |

(21) Appl. No.: **10/145,993**

(22) Filed: **May 16, 2002**

(65) **Prior Publication Data**

US 2003/0213987 A1 Nov. 20, 2003

(51) **Int. Cl.**
H01L 29/76 (2006.01)

(52) **U.S. Cl.** **257/295; 257/296**

(58) **Field of Classification Search** **257/295–300, 257/303, 306–311**

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

| | | | | |
|--------------|-----|---------|--------------------|---------|
| 6,027,970 | A | 2/2000 | Sharan et al. | |
| 6,046,084 | A | 4/2000 | Wei et al. | |
| 6,165,830 | A | 12/2000 | Lin et al. | |
| 6,171,955 | B1 | 1/2001 | Chen | |
| 6,316,800 | B1* | 11/2001 | Al-Shareef et al. | 257/296 |
| 6,492,241 | B1* | 12/2002 | Rhodes et al. | 438/386 |
| 6,753,618 | B1 | 6/2004 | Basceri et al. | |
| 6,780,704 | B1 | 8/2004 | Raaijmakers et al. | |
| 6,794,255 | B1* | 9/2004 | Forbes et al. | 438/285 |
| 6,870,210 | B1* | 3/2005 | Ping et al. | 257/296 |
| 6,881,642 | B1 | 4/2005 | Basceri et al. | |
| 2001/0024387 | A1* | 9/2001 | Raaijmakers et al. | 365/200 |
| 2002/0000596 | A1* | 1/2002 | Carstensen | 257/296 |
| 2002/0036312 | A1* | 3/2002 | Bertagnolli et al. | 257/306 |

OTHER PUBLICATIONS

M. Gutsche, et al., "Capacitance Enhancement Techniques for Sub-100nm Trench DRAMs", International Electron Devices Meeting, 2001; Dec. 2001, pp. 18.6.1 to 18.6.4.

* cited by examiner

Primary Examiner—Nathan Ha

(74) *Attorney, Agent, or Firm*—Dickstein Shapiro LLP

(57) **ABSTRACT**

An MIS capacitor with low leakage and high capacitance is disclosed. A layer of hemispherical grained polysilicon (HSG) is formed as a lower electrode. Prior to the dielectric formation, the hemispherical grained polysilicon layer may be optionally subjected to a nitridization or anneal process. A dielectric layer of aluminum oxide (Al₂O₃), or a composite stack of interleaved layers of aluminum oxide and other metal oxide dielectric materials, is fabricated over the hemispherical grained polysilicon layer and after the optional nitridization or anneal process. The dielectric layer of aluminum oxide (Al₂O₃) or the aluminum oxide composite stack may be optionally subjected to a post-deposition treatment to further increase the capacitance and decrease the leakage current. A metal nitride upper electrode is formed over the dielectric layer or the composite stack by a deposition technique or by atomic layer deposition.

60 Claims, 12 Drawing Sheets

