US005872446A

United States Patent [19]

Cranford, Jr. et al.

[11] **Patent Number: 5,872,446**

[45] **Date of Patent: Feb. 16, 1999**

[54] **LOW VOLTAGE CMOS ANALOG MULTIPLIER WITH EXTENDED INPUT DYNAMIC RANGE**

[75] Inventors: **Hayden Clavie Cranford, Jr.**; **Ronald Steven Gyurcsik**, both of Apex, N.C.; **James Francis McElwee, Jr.**, Austin, Tex.

[73] Assignee: **International Business Machines Corporation**, Armonk, N.Y.

[21] Appl. No.: **910,165**

[22] Filed: **Aug. 12, 1997**

[51] **Int. Cl.**[6] **G05F 3/16**; H03F 3/04

[52] **U.S. Cl.** **323/315**; 330/288

[58] **Field of Search** 323/312, 313, 323/315; 327/538, 539, 543; 330/257, 288

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,546,275	10/1985	Pena-Finol et al.	307/498
5,115,409	5/1992	Stepp	364/841
5,182,477	1/1993	Yamasaki et al.	307/494
5,298,796	3/1994	Tawel	307/201
5,442,583	8/1995	Kirk et al.	364/841
5,523,717	6/1996	Kimura	330/252
5,570,056	10/1996	Groe	327/359
5,587,687	12/1996	Adams	330/253
5,635,863	6/1997	Price, Jr.	327/3

Primary Examiner—Matthew Nguyen

Attorney, Agent, or Firm—John D. Flynn

[57] **ABSTRACT**

A low voltage CMOS multiplier uses a transconductance stage to generate a dynamic bias current which is used to compensate for non-linear terms in a Gilbert Cell multiplier circuit. Common mode dependence is minimized by using balanced differential input stages for both the transconductance and multiplier stages.

5 Claims, 3 Drawing Sheets