



US006303508B1

(12) **United States Patent**  
**Alok**

(10) **Patent No.:** **US 6,303,508 B1**  
(45) **Date of Patent:** **Oct. 16, 2001**

(54) **SUPERIOR SILICON CARBIDE INTEGRATED CIRCUITS AND METHOD OF FABRICATING**

(75) Inventor: **Dev Alok**, Danbury, CT (US)

(73) Assignee: **Philips Electronics North America Corporation**, New York, NY (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/464,861**

(22) Filed: **Dec. 16, 1999**

(51) **Int. Cl.**<sup>7</sup> ..... **H01L 21/302**

(52) **U.S. Cl.** ..... **438/705**; 438/486; 438/305

(58) **Field of Search** ..... 438/368, 931, 438/166, 365, 478, 482, 486, 705

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,818,732	*	4/1989	Fox et al.	501/81
5,270,244		12/1993	Baliga	437/67
5,318,915		6/1994	Baliga et al.	437/24
5,322,802		6/1994	Baliga et al.	437/22
5,338,945		8/1994	Baliga et al.	257/77
5,406,096		4/1995	Malhi	257/114
5,436,174		7/1995	Baliga et al.	437/22
5,449,925		9/1995	Baliga et al.	257/77
5,543,637		8/1996	Baliga	257/77

**FOREIGN PATENT DOCUMENTS**

2306250A	4/1997	(GB)	H01L/29/78
55-24482A	2/1980	(JP)	H01L/21/205
62-252968	*	11/1987	(JP)
07082098A	3/1995	(JP)	C30B/33/00

**OTHER PUBLICATIONS**

"A Novel Method for Etching Trenches in Silicon Carbide", by Dev Alok et al., Journal of Electronic Materials, vol. 24, No. 4, 1995, pp. 311-314.

\* cited by examiner

*Primary Examiner*—John F. Niebling

*Assistant Examiner*—Christopher Lattin

(74) *Attorney, Agent, or Firm*—Ernestine C. Bartlett

(57) **ABSTRACT**

The present invention provides semiconductor devices having at least one silicon region in a silicon carbide wafer in which is fabricated a low voltage semiconductor device such as for example, MOSFET devices, BiCMOS devices, Bipolar devices, etc., and on the same chip, at least one silicon carbide region in which is fabricated a high voltage (i.e., >1000V) semiconductor device using techniques well known in the art, such as for example, LDMOSFET, UMOSFET, DMOSFET, IGBT, MESFET, and JFET devices. Such devices are derived from a method for forming a silicon region on a silicon carbide substrate which comprises the steps of: providing a monocrystalline silicon carbide substrate; amorphizing at least one region of the substrate, preferably by subjecting at least a portion of a surface of the substrate to ion implantation to convert at least a portion of the substrate surface to amorphous silicon carbide producing a region of amorphous silicon carbide on a monocrystalline silicon carbide substrate; removing at least an effective amount of carbon from said amorphized region, preferably by subjecting at least a portion of the amorphous silicon carbide region to an etchant material which selectively removes carbon to produce a region of amorphous silicon on a monocrystalline silicon carbide substrate; and subjecting the monocrystalline substrate with at least a region of amorphous silicon to high temperature thermal anneal to produce a region of monocrystalline silicon on said monocrystalline silicon carbide substrate.

**9 Claims, 2 Drawing Sheets**

