Statistics for Design and Power Optimization of a 16 nm Dual Floating Gate FET Memory Array and Peripheral Circuits.
Total visits
| views | |
|---|---|
| Design and Power Optimization of a 16 nm Dual Floating Gate FET Memory Array and Peripheral Circuits. | 2 |
Total visits per month
| views | |
|---|---|
| July 2025 | 0 |
| August 2025 | 0 |
| September 2025 | 0 |
| October 2025 | 0 |
| November 2025 | 0 |
| December 2025 | 1 |
| January 2026 | 0 |
File Visits
| views | |
|---|---|
| etd.pdf | 94 |
